Senior Formal Verification Engineer - Vector Unit at TechBiz Global GmbH

Position	Senior Formal Verification Engineer - Vector Unit
Veröffentlicht	08 Jul 2026
Abgelaufen	07 Aug 2026
Unternehmen	TechBiz Global GmbH
Standort	Schweiz \| CH
Anstellungsart	Full Time

Stellenbeschreibung:

Aktuelle Karriere-Informationen von TechBiz Global GmbH für die Position als Senior Formal Verification Engineer - Vector Unit. If the Senior Formal Verification Engineer - Vector Unit Stellenangebot in Schweiz Ihren Qualifikationen entspricht, reichen Sie Ihre Bewerbung bitte direkt über das aktualisierte Jobkos-Portal ein.

Bitte beachten Sie, dass eine Bewerbung Qualifikationen erfordert, die vom Arbeitgeber festgelegt wurden. Wir hoffen, dass diese Karrierechance bei TechBiz Global GmbH für die Position als Senior Formal Verification Engineer - Vector Unit unten zu Ihrem Profil passt.

At TechBiz Global, we are providing recruitment service to our TOP clients from our portfolio. We are currently seeking a Senior Formal Verification (FV) Engineer to join one of our clients' teams.

Reporting directly to the Vector Unit Verification Lead, this is a highly technical Individual Contributor (IC) role. In this Position, you will be the dedicated formal expert for the VU team, responsible for designing scalable formal testbenches, writing mathematical properties, and ensuring the absolute algorithmic and architectural integrity of our vector pipeline. You will work side-by-side with VU microarchitects to hunt down deep corner-case bugs and achieve formal sign-off on high-complexity arithmetic and execution blocks.

Key Responsibilities

Block-Level Execution & Convergence Engineering (90%)

End-to-End Testbench Ownership: Design, deploy, and maintain robust formal verification environments for complex Vector Unit sub-blocks (e.g., Vector Execution Pipelines, Vector Register File/Rename interfaces, and Vector Floating-Point Units).
Datapath & Arithmetic Verification: Implement advanced word-level modeling, bit-blasting, and algebraic rewriting strategies to verify complex IEEE-754 floating-point and integer vector arithmetic units.
Proof Convergence Management: Independently diagnose and resolve proof-convergence failures, over-constraints, and state-space explosions using advanced reduction techniques (e.g., case-splitting, black-boxing, and abstraction modeling).
RISC-V Vector Compliance: Develop formal environments to mathematically prove that the VU pipeline strictly complies with the RISC-V Vector (V) Extension specification.
Simulation Partnership: Collaborate closely with VU simulation engineers to define a razor-sharp boundary between simulation and formal verification, ensuring maximum bug-hunting efficiency and zero coverage gaps.

Embedded Mentorship & Best Practices (10%)

Formal-Friendly Design: Partner with VU microarchitects during early-stage RTL development to drive formal-friendly coding styles and structural design patterns.
SVA Propagation: Review and refine SystemVerilog Assertions (SVA) written by design and simulation peers, establishing best practices for block-level assertions within the VU team.

Job-Informationen:

Unternehmen: TechBiz Global GmbH
Position: Senior Formal Verification Engineer - Vector Unit
Arbeitsort: Schweiz
Land: CH

So bewerben Sie sich:

Nachdem Sie die Kriterien und Mindestanforderungen in der Stellenanzeige gelesen und verstanden haben, Senior Formal Verification Engineer - Vector Unit at the office Schweiz bereiten Sie bitte umgehend Ihre Bewerbungsunterlagen (Anschreiben, Lebenslauf, Zeugnisse) vor. Senden Sie diese über den Link 'Nächste Seite' unten ein.

Nächste Seite »

Senior Formal Verification Engineer - Vector Unit at TechBiz Global GmbH

Stellenbeschreibung:

Job-Informationen:

So bewerben Sie sich:

Ähnliche Stellenanzeigen

Régleur-Programmeur Cnc at Flexsis La Chaux-de-Fonds

Specialiste En Geomatique at Orllati

Mitarbeiter/in Service & Verkauf 60-100 % at Genusswerk

Fachberater/In Quereinsteiger/In 100% at Universal-Job AG

Elektroinstallateur/In Efz 100% at Universal-Job AG